



dandelion.com

© 2008 AGI-Information Management Consultants  
May be used for personal purposes only or by  
libraries associated to dandelion.com network.

# HIGH SPEED CMOS DESIGN STYLES

by

**Kerry Bernstein  
Keith M. Carrig  
Christopher M. Durham  
Patrick R. Hansen  
David Hogenmiller  
Edward J. Nowak  
Norman J. Rohrer**

*IBM Microelectronics*



**KLUWER ACADEMIC PUBLISHERS**  
**Boston / Dordrecht / London**

---

# Contents

*Preface* . . . . . *v*

**CHAPTER 1**      *Process Variability* . . . . . *1*

**1.1 Introduction** . . . . . **1**

1.1.1 Inter-Die Variations: Across-Lot and Across-Wafer Variation . . . . . 2

1.1.2 Intra-Die Variation . . . . . 5

1.1.3 Fail Causes . . . . . 5

**1.2 Front-End-Of-Line Variability Considerations** . . . . . **6**

1.2.1 Short Channel Effects and ACLV . . . . . 6

1.2.2 NFET to PFET Length Tracking . . . . . 10

1.2.3 Channel Width Effects . . . . . 11

1.2.4 Device Threshold Voltage Variation . . . . . 13

1.2.5 Mobile Charge . . . . . 13

1.2.6 Hot Carriers . . . . . 15

1.2.7 Drain Resistance Modulation . . . . . 19

1.2.8 Negative Bias Temperature Instability (NBTI) . . . . . 20

1.2.9 Body Effect . . . . . 21

1.2.10 Other Process Parameters . . . . . 22

**1.3 Charge Loss Mechanisms** . . . . . **25**

1.3.1 Subthreshold Leakage Currents . . . . . 26

1.3.2 Junction Leakage . . . . . 27

1.3.3 Field-induced Leakage Mechanisms . . . . . 29

1.3.4 Alpha Particle and Cosmic Ray Interactions . . . . . 30

1.3.5 Defect Leakage . . . . . 32

**1.4 Back-End-Of-Line Variability Considerations** . . . . . **36**

1.4.1 Wire Resistance . . . . . 38

---

---

---

|                                                                 |                                                                  |           |
|-----------------------------------------------------------------|------------------------------------------------------------------|-----------|
| 1.4.2                                                           | Line Width/Space .....                                           | 41        |
| 1.4.3                                                           | Dielectric Thickness and Permittivity.....                       | 43        |
| 1.4.4                                                           | Wire Thickness .....                                             | 44        |
| 1.4.5                                                           | Contact Resistance .....                                         | 45        |
| <b>1.5</b>                                                      | <b>Summary .....</b>                                             | <b>47</b> |
| <br><b>CHAPTER 2      <i>Non-Clocked Logic Styles</i> .....</b> |                                                                  |           |
| <b>2.1</b>                                                      | <b>Introduction.....</b>                                         | <b>51</b> |
| <b>2.2</b>                                                      | <b>Static CMOS Structures.....</b>                               | <b>54</b> |
| 2.2.1                                                           | Static Combinatorial CMOS Logic.....                             | 55        |
| 2.2.2                                                           | Pulsed Static Logic (PS-CMOS).....                               | 57        |
| <b>2.3</b>                                                      | <b>DCVS Logic .....</b>                                          | <b>58</b> |
| 2.3.1                                                           | Differential Cascode Voltage-Switched Logic (DCVSL)              | 59        |
| 2.3.2                                                           | Differential Split Level Logic (DSL) .....                       | 61        |
| 2.3.3                                                           | Cascode Non-Threshold Logic (CNTL).....                          | 63        |
| 2.3.4                                                           | DCVS Circuit Family Process Sensitivities .....                  | 64        |
| <b>2.4</b>                                                      | <b>Non-Clocked Pass-Gate Families.....</b>                       | <b>65</b> |
| 2.4.1                                                           | CMOS Pass Gate (PG) and Transmission Gate (TG) ...<br>Logic..... | 68        |
| 2.4.2                                                           | DCVS Logic with the Pass Gate (DCVSPG) .....                     | 71        |
| 2.4.3                                                           | Complementary Pass Gate Logic (CPL).....                         | 73        |
| 2.4.4                                                           | Swing-Restored Pass Gate Logic (SRPL) .....                      | 76        |
| 2.4.5                                                           | Energy-Economized Pass Transistor Logic (EEPL)....               | 78        |
| 2.4.6                                                           | Push-pull Pass transistor Logic (PPL) .....                      | 79        |
| 2.4.7                                                           | Single-Ended Pass-Gate Logic (LEAP) .....                        | 81        |
| 2.4.8                                                           | Double Pass-Transistor Logic (DPL) .....                         | 84        |
| 2.4.9                                                           | Pass-Gate Circuit Family Process Sensitivities .....             | 85        |
| <b>2.5</b>                                                      | <b>Summary .....</b>                                             | <b>86</b> |

---

---

|                  |                                                               |            |
|------------------|---------------------------------------------------------------|------------|
| <b>CHAPTER 3</b> | <i>Clocked Logic Styles</i> . . . . .                         | <b>91</b>  |
| <b>3.1</b>       | <b>Introduction</b> . . . . .                                 | <b>91</b>  |
| <b>3.2</b>       | <b>Single-Rail Domino Logic Styles</b> . . . . .              | <b>93</b>  |
| 3.2.1            | Domino CMOS . . . . .                                         | 93         |
| 3.2.2            | Multiple Output Domino Logic (MODL) . . . . .                 | 98         |
| 3.2.3            | Compound Domino Logic . . . . .                               | 100        |
| 3.2.4            | Noise Tolerant Precharge Logic (NTP) . . . . .                | 101        |
| 3.2.5            | Clock-Delayed Domino (CD Domino) . . . . .                    | 102        |
| 3.2.6            | Self-Resetting Domino (SRCMOS) . . . . .                      | 104        |
| <b>3.3</b>       | <b>Alternating-Polarity Domino Approaches</b> . . . . .       | <b>107</b> |
| 3.3.1            | NORA . . . . .                                                | 108        |
| 3.3.2            | Zipper Domino . . . . .                                       | 110        |
| <b>3.4</b>       | <b>Dual-Rail Domino Structures</b> . . . . .                  | <b>111</b> |
| 3.4.1            | Differential Domino . . . . .                                 | 111        |
| 3.4.2            | Cross-Coupled Domino . . . . .                                | 112        |
| 3.4.3            | Modified Dual-Rail Domino (MDDCVSL) . . . . .                 | 114        |
| 3.4.4            | Dynamic Differential Split Level Logic (DDSL) . . . . .       | 115        |
| 3.4.5            | Pseudo-Clocked Domino . . . . .                               | 115        |
| <b>3.5</b>       | <b>Latched Domino Structures</b> . . . . .                    | <b>117</b> |
| 3.5.1            | Sample-Set Differential Logic (SSDL) . . . . .                | 117        |
| 3.5.2            | Enable/Disable CMOS Differential Logic (ECDL) . . . . .       | 119        |
| 3.5.3            | Latch Domino (LDomino) . . . . .                              | 121        |
| 3.5.4            | Differential Current Switch Logic (DCSL) . . . . .            | 122        |
| 3.5.5            | Switched Output Differential Structure (SODS) . . . . .       | 123        |
| <b>3.6</b>       | <b>Clocked Pass-Gate Logic</b> . . . . .                      | <b>124</b> |
| 3.6.1            | Dynamic Complementary Pass Gate Logic (DCPL) . . . . .        | 125        |
| 3.6.2            | Sense-Amplifying Pipeline Flip-Flop (SA-F/F) Scheme . . . . . | 127        |

---

|            |                      |            |
|------------|----------------------|------------|
| <b>3.7</b> | <b>Summary .....</b> | <b>128</b> |
|------------|----------------------|------------|

|                  |                                                           |            |
|------------------|-----------------------------------------------------------|------------|
| <b>CHAPTER 4</b> | <i>Circuit Design Margin and Design Variability .....</i> | <i>133</i> |
|------------------|-----------------------------------------------------------|------------|

|            |                          |            |
|------------|--------------------------|------------|
| <b>4.1</b> | <b>Introduction.....</b> | <b>133</b> |
|------------|--------------------------|------------|

|            |                                        |            |
|------------|----------------------------------------|------------|
| <b>4.2</b> | <b>Process Induced Variation .....</b> | <b>134</b> |
|------------|----------------------------------------|------------|

|       |                         |     |
|-------|-------------------------|-----|
| 4.2.1 | Static CMOS Logic ..... | 134 |
|-------|-------------------------|-----|

|       |                            |     |
|-------|----------------------------|-----|
| 4.2.2 | Dynamic Domino Logic ..... | 139 |
|-------|----------------------------|-----|

|       |                       |     |
|-------|-----------------------|-----|
| 4.2.3 | Pass Gate Logic ..... | 143 |
|-------|-----------------------|-----|

|       |                                                     |     |
|-------|-----------------------------------------------------|-----|
| 4.2.4 | Differential Cascode Voltage Switch Logic (DCVS) .. | 147 |
|-------|-----------------------------------------------------|-----|

|            |                                      |            |
|------------|--------------------------------------|------------|
| <b>4.3</b> | <b>Design Induced Variation.....</b> | <b>149</b> |
|------------|--------------------------------------|------------|

|       |                                             |     |
|-------|---------------------------------------------|-----|
| 4.3.1 | Intermediate Charge and Charge Sharing..... | 149 |
|-------|---------------------------------------------|-----|

|       |                         |     |
|-------|-------------------------|-----|
| 4.3.2 | Timing Collisions ..... | 150 |
|-------|-------------------------|-----|

|       |                                  |     |
|-------|----------------------------------|-----|
| 4.3.3 | Data Dependent Capacitance ..... | 151 |
|-------|----------------------------------|-----|

|       |                              |     |
|-------|------------------------------|-----|
| 4.3.4 | Die Size Consideration ..... | 152 |
|-------|------------------------------|-----|

|            |                                            |            |
|------------|--------------------------------------------|------------|
| <b>4.4</b> | <b>Application Induced Variation .....</b> | <b>153</b> |
|------------|--------------------------------------------|------------|

|       |                             |     |
|-------|-----------------------------|-----|
| 4.4.1 | VDD Tolerance Effects ..... | 153 |
|-------|-----------------------------|-----|

|       |                                    |     |
|-------|------------------------------------|-----|
| 4.4.2 | Temperature Tolerance Effects..... | 156 |
|-------|------------------------------------|-----|

|            |                    |            |
|------------|--------------------|------------|
| <b>4.5</b> | <b>Noise .....</b> | <b>157</b> |
|------------|--------------------|------------|

|       |                                      |     |
|-------|--------------------------------------|-----|
| 4.5.1 | Capacitive Coupling (Crosstalk)..... | 157 |
|-------|--------------------------------------|-----|

|       |                  |     |
|-------|------------------|-----|
| 4.5.2 | Delay Noise..... | 159 |
|-------|------------------|-----|

|       |                  |     |
|-------|------------------|-----|
| 4.5.3 | Logic Noise..... | 160 |
|-------|------------------|-----|

|       |                         |     |
|-------|-------------------------|-----|
| 4.5.4 | Transmission Lines..... | 167 |
|-------|-------------------------|-----|

|       |                              |     |
|-------|------------------------------|-----|
| 4.5.5 | Simultaneous Switching ..... | 167 |
|-------|------------------------------|-----|

|       |                  |     |
|-------|------------------|-----|
| 4.5.6 | Soft Errors..... | 168 |
|-------|------------------|-----|

|            |                                     |            |
|------------|-------------------------------------|------------|
| <b>4.6</b> | <b>Design Margin Budgeting.....</b> | <b>169</b> |
|------------|-------------------------------------|------------|

|            |                      |            |
|------------|----------------------|------------|
| <b>4.7</b> | <b>Summary .....</b> | <b>171</b> |
|------------|----------------------|------------|

---

---

|                  |                                                     |            |
|------------------|-----------------------------------------------------|------------|
| <b>CHAPTER 5</b> | <b><i>Latching Strategies</i></b> .....             | <b>175</b> |
| <b>5.1</b>       | <b>Introduction</b> .....                           | <b>175</b> |
| <b>5.2</b>       | <b>Basic Latch Design</b> .....                     | <b>177</b> |
| 5.2.1            | Storage Elements .....                              | 177        |
| 5.2.2            | Static and Dynamic Latches .....                    | 179        |
| 5.2.3            | Latch Clocking .....                                | 180        |
| 5.2.4            | Noise/Robust Design .....                           | 182        |
| 5.2.5            | Latch Implementation.....                           | 184        |
| <b>5.3</b>       | <b>Latching Single-Ended Logic</b> .....            | <b>184</b> |
| 5.3.1            | pseudo Inverter Latch .....                         | 185        |
| 5.3.2            | True Single Phase Clocking (TSPC) .....             | 186        |
| 5.3.3            | Double-Edge-Triggered Flip-Flops (DETFF) .....      | 189        |
| <b>5.4</b>       | <b>Latching Differential Logic</b> .....            | <b>191</b> |
| 5.4.1            | DCVS Latches .....                                  | 191        |
| 5.4.2            | Static Ram Latches .....                            | 192        |
| 5.4.3            | Ratio Insensitive Differential Latch .....          | 193        |
| 5.4.4            | Differential Flip-Flops .....                       | 194        |
| <b>5.5</b>       | <b>Race Free Latches for Precharged Logic</b> ..... | <b>196</b> |
| 5.5.1            | Cross-Coupled Differential Output.....              | 197        |
| 5.5.2            | Negative Setup Pipeline Latch .....                 | 198        |
| <b>5.6</b>       | <b>Asynchronous Latch Techniques</b> .....          | <b>200</b> |
| 5.6.1            | SRCMOS Latch .....                                  | 200        |
| 5.6.2            | Muller C-element .....                              | 202        |
| 5.6.3            | Asynchronous TSPC ETL .....                         | 203        |
| <b>5.7</b>       | <b>Summary</b> .....                                | <b>204</b> |

---

|                  |                                                      |            |
|------------------|------------------------------------------------------|------------|
| <b>CHAPTER 6</b> | <i>Interface Techniques</i> . . . . .                | <b>207</b> |
| <b>6.1</b>       | <b>Introduction</b> . . . . .                        | <b>207</b> |
| <b>6.2</b>       | <b>Signaling Standards</b> . . . . .                 | <b>210</b> |
| <b>6.3</b>       | <b>Chip-to-chip Communication Networks</b> . . . . . | <b>212</b> |
| <b>6.4</b>       | <b>ESD Protection</b> . . . . .                      | <b>219</b> |
| <b>6.5</b>       | <b>Driver Design Techniques</b> . . . . .            | <b>222</b> |
| <b>6.6</b>       | <b>Receiver Design Techniques</b> . . . . .          | <b>234</b> |
| <b>6.7</b>       | <b>Summary</b> . . . . .                             | <b>242</b> |

|                  |                                            |            |
|------------------|--------------------------------------------|------------|
| <b>CHAPTER 7</b> | <i>Clocking Styles</i> . . . . .           | <b>247</b> |
| <b>7.1</b>       | <b>Introduction</b> . . . . .              | <b>247</b> |
| <b>7.2</b>       | <b>Clock Jitter and Skew</b> . . . . .     | <b>248</b> |
| 7.2.1            | Clock Jitter . . . . .                     | 248        |
| 7.2.2            | Clock Skew . . . . .                       | 249        |
| 7.2.3            | Total Clock Inaccuracy . . . . .           | 249        |
| 7.2.4            | Clocks and Noise Generation . . . . .      | 251        |
| <b>7.3</b>       | <b>Clock Generation</b> . . . . .          | <b>252</b> |
| 7.3.1            | PLL Based Designs . . . . .                | 252        |
| 7.3.2            | Off-Chip Oscillator Based Design . . . . . | 253        |
| 7.3.3            | Delay Locked Loops . . . . .               | 254        |
| 7.3.4            | Phase Splitters . . . . .                  | 254        |
| 7.3.5            | Clock Chopping . . . . .                   | 255        |
| <b>7.4</b>       | <b>Clock Distribution</b> . . . . .        | <b>255</b> |

---

|            |                                                                          |            |
|------------|--------------------------------------------------------------------------|------------|
| 7.4.1      | Clock Distribution Techniques . . . . .                                  | 258        |
| 7.4.2      | Distributed buffers, placement optimization and standard wiring. . . . . | 258        |
| 7.4.3      | Water-main Clock Distribution Technique. . . . .                         | 258        |
| 7.4.4      | H-Tree Clock Distribution Technique . . . . .                            | 259        |
| 7.4.5      | Grid Clock Distribution Technique . . . . .                              | 262        |
| 7.4.6      | Length matched serpentine. . . . .                                       | 262        |
| 7.4.7      | Hybrid Clock Distribution Techniques. . . . .                            | 263        |
| 7.4.8      | Comparison of the Industry's Best Clock Distribution Networks . . . . .  | 263        |
| 7.4.9      | Network Topologies . . . . .                                             | 264        |
| 7.4.10     | Grids . . . . .                                                          | 265        |
| 7.4.11     | Trees . . . . .                                                          | 267        |
| 7.4.12     | Length-Matched Serpentine . . . . .                                      | 268        |
| 7.4.13     | Comparisons . . . . .                                                    | 269        |
| 7.4.14     | A 400 MHz Clock Tree Design . . . . .                                    | 270        |
| 7.4.15     | Clock Distribution Techniques Summary. . . . .                           | 272        |
| <b>7.5</b> | <b>Single Phase Clocking. . . . .</b>                                    | <b>273</b> |
| 7.5.1      | Single-Phase Master-Slave Design. . . . .                                | 273        |
| 7.5.2      | Single Phase Separated Latch Design. . . . .                             | 276        |
| 7.5.3      | Clock Activates Logic and Opens Subsequent Latch. . . . .                | 278        |
| 7.5.4      | Clock Opens Latch and Activates Subsequent Logic. . . . .                | 278        |
| 7.5.5      | Single Phase Continuously Latching Design . . . . .                      | 280        |
| <b>7.6</b> | <b>Multi-Phase Clocking . . . . .</b>                                    | <b>280</b> |
| 7.6.1      | Two Phase Clocking . . . . .                                             | 281        |
| 7.6.2      | Four Phase Strategies . . . . .                                          | 281        |
| <b>7.7</b> | <b>Asynchronous Techniques . . . . .</b>                                 | <b>281</b> |
| <b>7.8</b> | <b>Summary . . . . .</b>                                                 | <b>282</b> |

---

---

|                  |                                                                                                       |     |
|------------------|-------------------------------------------------------------------------------------------------------|-----|
| <b>CHAPTER 8</b> | <i>Slack Borrowing and Time Stealing</i> . . . . .                                                    | 285 |
| <b>8.1</b>       | <b>Introduction</b> . . . . .                                                                         | 285 |
| <b>8.2</b>       | <b>Slack Borrowing</b> . . . . .                                                                      | 286 |
| 8.2.1            | Slack Borrowing in Symmetric 50% Duty Cycle 2-Phase Systems . . . . .                                 | 288 |
| 8.2.2            | Phase Partitioning in Symmetric 50% Duty Cycle 2-Phase Systems . . . . .                              | 301 |
| 8.2.3            | Slack Borrowing and Phase Partitioning in Asymmetric 2-Phase Systems . . . . .                        | 305 |
| 8.2.4            | Slack Borrowing Examples . . . . .                                                                    | 306 |
| 8.2.5            | Looping Effects on Slack Borrowing . . . . .                                                          | 310 |
| <b>8.3</b>       | <b>Time Stealing</b> . . . . .                                                                        | 312 |
| 8.3.1            | Time Stealing for Dynamic Logic in Symmetric 50% Duty Cycle 2-Phase Non-Overlapping Systems . . . . . | 314 |
| 8.3.2            | Time Stealing for Dynamic Logic in Symmetric 2-Phase Overlapping Systems . . . . .                    | 324 |
| 8.3.3            | Time Stealing for Dynamic Logic in Asymmetric 2-Phase Systems . . . . .                               | 326 |
| 8.3.4            | Time Stealing in Master-Slave Systems . . . . .                                                       | 326 |
| 8.3.5            | Time Stealing from a Previous Cycle or Phase . . . . .                                                | 330 |
| 8.3.6            | Looping Effects on Time Stealing . . . . .                                                            | 332 |
| <b>8.4</b>       | <b>Summary</b> . . . . .                                                                              | 333 |
| <br>             |                                                                                                       |     |
| <b>CHAPTER 9</b> | <i>Future Technology</i> . . . . .                                                                    | 335 |
| <b>9.1</b>       | <b>Introduction</b> . . . . .                                                                         | 335 |
| <b>9.2</b>       | <b>Classical Scaling Theory</b> . . . . .                                                             | 335 |

---

---

---

|                        |                                                  |            |
|------------------------|--------------------------------------------------|------------|
| <b>9.3</b>             | <b>Industry Trends Define Scaling Law .....</b>  | <b>337</b> |
| 9.3.1                  | De-Facto Scaling. ....                           | 337        |
| <b>9.4</b>             | <b>Challenges Presented by I/S Scaling .....</b> | <b>338</b> |
| 9.4.1                  | VT non-scaling .....                             | 338        |
| 9.4.2                  | Gate Lithography .....                           | 339        |
| 9.4.3                  | Gate Dielectric .....                            | 339        |
| 9.4.4                  | Interconnect Delays and Noise .....              | 340        |
| <b>9.5</b>             | <b>Possible Directions .....</b>                 | <b>340</b> |
| <br><b>INDEX .....</b> |                                                  | <b>347</b> |