

HIGH SPEED CMOS DESIGN STYLES

by

Kerry Bernstein
Keith M. Carrig
Christopher M. Durham
Patrick R. Hansen
David Hogenmiller
Edward J. Nowak
Norman J. Rohrer

IBM Microelectronics



KLUWER ACADEMIC PUBLISHERS
Boston / Dordrecht / London

Contents

<i>Preface</i>	v
CHAPTER 1 <i>Process Variability</i>	1
1.1 <i>Introduction</i>	1
1.1.1 Inter-Die Variations: Across-Lot and Across-Wafer Variation	2
1.1.2 Intra-Die Variation	5
1.1.3 Fail Causes	5
1.2 <i>Front-End-Of-Line Variability Considerations</i>	6
1.2.1 Short Channel Effects and ACLV	6
1.2.2 NFET to PFET Length Tracking	10
1.2.3 Channel Width Effects	11
1.2.4 Device Threshold Voltage Variation	13
1.2.5 Mobile Charge	13
1.2.6 Hot Carriers	15
1.2.7 Drain Resistance Modulation	19
1.2.8 Negative Bias Temperature Instability (NBTI)	20
1.2.9 Body Effect	21
1.2.10 Other Process Parameters	22
1.3 <i>Charge Loss Mechanisms</i>	25
1.3.1 Subthreshold Leakage Currents	26
1.3.2 Junction Leakage	27
1.3.3 Field-induced Leakage Mechanisms	29
1.3.4 Alpha Particle and Cosmic Ray Interactions	30
1.3.5 Defect Leakage	32
1.4 <i>Back-End-Of-Line Variability Considerations</i>	36
1.4.1 Wire Resistance	38

1.4.2	Line Width/Space	41
1.4.3	Dielectric Thickness and Permittivity	43
1.4.4	Wire Thickness	44
1.4.5	Contact Resistance	45
1.5	Summary	47
CHAPTER 2 <i>Non-Clocked Logic Styles</i>		51
2.1	Introduction	51
2.2	Static CMOS Structures	54
2.2.1	Static Combinatorial CMOS Logic	55
2.2.2	Pulsed Static Logic (PS-CMOS)	57
2.3	DCVS Logic	58
2.3.1	Differential Cascode Voltage-Switched Logic (DCVSL)	59
2.3.2	Differential Split Level Logic (DSL)	61
2.3.3	Cascode Non-Threshold Logic (CNTL)	63
2.3.4	DCVS Circuit Family Process Sensitivities	64
2.4	Non-Clocked Pass-Gate Families	65
2.4.1	CMOS Pass Gate (PG) and Transmission Gate (TG)	68
2.4.2	DCVS Logic with the Pass Gate (DCVSPG)	71
2.4.3	Complementary Pass Gate Logic (CPL)	73
2.4.4	Swing-Restored Pass Gate Logic (SRPL)	76
2.4.5	Energy-Economized Pass Transistor Logic (EEPL)	78
2.4.6	Push-pull Pass transistor Logic (PPL)	79
2.4.7	Single-Ended Pass-Gate Logic (LEAP)	81
2.4.8	Double Pass-Transistor Logic (DPL)	84
2.4.9	Pass-Gate Circuit Family Process Sensitivities	85
2.5	Summary	86

CHAPTER 3	<i>Clocked Logic Styles</i>	91
3.1	Introduction	91
3.2	Single-Rail Domino Logic Styles	93
3.2.1	Domino CMOS	93
3.2.2	Multiple Output Domino Logic (MODL)	98
3.2.3	Compound Domino Logic	100
3.2.4	Noise Tolerant Precharge Logic (NTP)	101
3.2.5	Clock-Delayed Domino (CD Domino)	102
3.2.6	Self-Resetting Domino (SRCMOS)	104
3.3	Alternating-Polarity Domino Approaches	107
3.3.1	NORA	108
3.3.2	Zipper Domino	110
3.4	Dual-Rail Domino Structures	111
3.4.1	Differential Domino	111
3.4.2	Cross-Coupled Domino	112
3.4.3	Modified Dual-Rail Domino (MDDCVSL)	114
3.4.4	Dynamic Differential Split Level Logic (DDSL)	115
3.4.5	Pseudo-Clocked Domino	115
3.5	Latched Domino Structures	117
3.5.1	Sample-Set Differential Logic (SSDL)	117
3.5.2	Enable/Disable CMOS Differential Logic (ECDL)	119
3.5.3	Latch Domino (LDomino)	121
3.5.4	Differential Current Switch Logic (DCSL)	122
3.5.5	Switched Output Differential Structure (SODS)	123
3.6	Clocked Pass-Gate Logic	124
3.6.1	Dynamic Complementary Pass Gate Logic (DCPL)	125
3.6.2	Sense-Amplifying Pipeline Flip-Flop (SA-F/F) Scheme	127

3.7	Summary	128
------------	----------------------	------------

CHAPTER 4	<i>Circuit Design Margin and Design Variability</i>	133
------------------	---	------------

4.1	Introduction.....	133
4.2	Process Induced Variation	134
4.2.1	Static CMOS Logic.....	134
4.2.2	Dynamic Domino Logic	139
4.2.3	Pass Gate Logic	143
4.2.4	Differential Cascode Voltage Switch Logic (DCVS) ..	147
4.3	Design Induced Variation.....	149
4.3.1	Intermediate Charge and Charge Sharing.....	149
4.3.2	Timing Collisions	150
4.3.3	Data Dependent Capacitance	151
4.3.4	Die Size Consideration	152
4.4	Application Induced Variation	153
4.4.1	VDD Tolerance Effects	153
4.4.2	Temperature Tolerance Effects.....	156
4.5	Noise	157
4.5.1	Capacitive Coupling (Crosstalk).....	157
4.5.2	Delay Noise.....	159
4.5.3	Logic Noise.....	160
4.5.4	Transmission Lines	167
4.5.5	Simultaneous Switching	167
4.5.6	Soft Errors.....	168
4.6	Design Margin Budgeting.....	169
4.7	Summary	171

CHAPTER 5	<i>Latching Strategies</i>	175
5.1	Introduction	175
5.2	Basic Latch Design	177
5.2.1	Storage Elements	177
5.2.2	Static and Dynamic Latches	179
5.2.3	Latch Clocking	180
5.2.4	Noise/Robust Design	182
5.2.5	Latch Implementation	184
5.3	Latching Single-Ended Logic	184
5.3.1	pseudo Inverter Latch	185
5.3.2	True Single Phase Clocking (TSPC)	186
5.3.3	Double-Edge-Triggered Flip-Flops (DETFF)	189
5.4	Latching Differential Logic	191
5.4.1	DCVS Latches	191
5.4.2	Static Ram Latches	192
5.4.3	Ratio Insensitive Differential Latch	193
5.4.4	Differential Flip-Flops	194
5.5	Race Free Latches for Precharged Logic	196
5.5.1	Cross-Coupled Differential Output	197
5.5.2	Negative Setup Pipeline Latch	198
5.6	Asynchronous Latch Techniques	200
5.6.1	SRCMOS Latch	200
5.6.2	Muller C-element	202
5.6.3	Asynchronous TSPC ETL	203
5.7	Summary	204

CHAPTER 6	<i>Interface Techniques</i>	207
6.1	Introduction	207
6.2	Signaling Standards	210
6.3	Chip-to-chip Communication Networks	212
6.4	ESD Protection	219
6.5	Driver Design Techniques	222
6.6	Receiver Design Techniques	234
6.7	Summary	242
CHAPTER 7	<i>Clocking Styles</i>	247
7.1	Introduction	247
7.2	Clock Jitter and Skew	248
7.2.1	Clock Jitter	248
7.2.2	Clock Skew	249
7.2.3	Total Clock Inaccuracy	249
7.2.4	Clocks and Noise Generation	251
7.3	Clock Generation	252
7.3.1	PLL Based Designs	252
7.3.2	Off-Chip Oscillator Based Design	253
7.3.3	Delay Locked Loops	254
7.3.4	Phase Splitters	254
7.3.5	Clock Chopping	255
7.4	Clock Distribution	255

7.4.1	Clock Distribution Techniques	258
7.4.2	Distributed buffers, placement optimization and standard wiring	258
7.4.3	Water-main Clock Distribution Technique	258
7.4.4	H-Tree Clock Distribution Technique	259
7.4.5	Grid Clock Distribution Technique	262
7.4.6	Length matched serpentines	262
7.4.7	Hybrid Clock Distribution Techniques	263
7.4.8	Comparison of the Industry's Best Clock Distribution Networks	263
7.4.9	Network Topologies	264
7.4.10	Grids	265
7.4.11	Trees	267
7.4.12	Length-Matched Serpentines	268
7.4.13	Comparisons	269
7.4.14	A 400 MHz Clock Tree Design	270
7.4.15	-Clock Distribution Techniques Summary	272
7.5	Single Phase Clocking	273
7.5.1	Single-Phase Master-Slave Design	273
7.5.2	Single Phase Separated Latch Design	276
7.5.3	Clock Activates Logic and Opens Subsequent Latch	278
7.5.4	Clock Opens Latch and Activates Subsequent Logic	278
7.5.5	Single Phase Continuously Latching Design	280
7.6	Multi-Phase Clocking	280
7.6.1	Two Phase Clocking	281
7.6.2	Four Phase Strategies	281
7.7	Asynchronous Techniques	281
7.8	Summary	282

CHAPTER 8	<i>Slack Borrowing and Time Stealing</i>	285
8.1	Introduction	285
8.2	Slack Borrowing	286
8.2.1	Slack Borrowing in Symmetric 50% Duty Cycle 2-Phase Systems	288
8.2.2	Phase Partitioning in Symmetric 50% Duty Cycle 2-Phase Systems	301
8.2.3	Slack Borrowing and Phase Partitioning in Asymmetric 2-Phase Systems	305
8.2.4	Slack Borrowing Examples	306
8.2.5	Looping Effects on Slack Borrowing	310
8.3	Time Stealing	312
8.3.1	Time Stealing for Dynamic Logic in Symmetric 50% Duty Cycle 2-Phase Non-Overlapping Systems	314
8.3.2	Time Stealing for Dynamic Logic in Symmetric 2-Phase Overlapping Systems	324
8.3.3	Time Stealing for Dynamic Logic in Asymmetric 2-Phase Systems	326
8.3.4	Time Stealing in Master-Slave Systems	326
8.3.5	Time Stealing from a Previous Cycle or Phase	330
8.3.6	Looping Effects on Time Stealing	332
8.4	Summary	333
CHAPTER 9	<i>Future Technology</i>	335
9.1	Introduction	335
9.2	Classical Scaling Theory	335

9.3	Industry Trends Define Scaling Law	337
9.3.1	De-Facto Scaling.....	337
9.4	Challenges Presented by I/S Scaling	338
9.4.1	VT non-scaling	338
9.4.2	Gate Lithography	339
9.4.3	Gate Dielectric	339
9.4.4	Interconnect Delays and Noise	340
9.5	Possible Directions	340
INDEX		347