


# Digital Design Essentials

-L

**Richard S. Sandige**

California Polytechnic State University at San Luis Obispo, CA



**Prentice  
Hall**

# Contents

## PART I COMBINATIONAL LOGIC DESIGN

### 7 Number Systems, Number Representations, and Codes 7

#### 1.1 Why Study Digital Design? 1

##### *1.1.1 Learning to Think in Logical Terms 1*

- Learning to Think in Logical Terms 1
- Learning to Organize Your Thought Processes 1
- Learning Digital Foundation Material 2

#### 1.2 Digital Systems Organization 2

##### *1.2.1 Computer Circuit Components and Interconnections 2*

- Typical Combinational Logic Circuit Components 2
- Typical Sequential Logic Circuit Components 3
- Typical Circuit Diagrams or Schematics 4

##### *1.2.2 Hierarchical Design Methodologies 7*

- Top-Down Design Methodology for Systems 7
- Bottom-Up Design Methodology for Systems 8
- Middle-Out Design Methodology for Systems 8

#### 1.3 Back to the Basics 8

##### *1.3.1 Digital Circuits vs. Analog Circuits 8*

- Digitized Signal for the Human Heart 8
- Discrete Signals vs. Continuous Signals 9

#### 1.4 Binary Number System 10

##### *1.4.1 Decimal, Binary, Octal, and Hexadecimal Numbers 10*

- Explicit Notation for Numbers 10
- Digit Notation for Weighted Positional Number Systems 11

##### *1.4.2 Conversion Techniques 12*

- Subtract the Weights Method for Decimal to Binary Conversions 12
- Groups of 3 Method for Conversions from Binary to Octal and Back 12
- Groups of 4 Method for Conversions from Binary to Hex and Back 13

- Polynomial Function Method for Conversions from Any Base to Decimal 14
- Repeated Radix Division Method for Conversions from Decimal Integers to Any Base 16
- Repeated Radix Multiplication Method for Conversions from Decimal Fractions to Any Base 18

**EXERCISES TO TEST YOUR KNOWLEDGE 20**

- 1.5 Signed Number Representations 20
- 1.5.1 Sign Magnitude (SM) Representation 21*
- 1.5.2 Diminished Radix Complement (DRC) Representation 22*
- 1.5.3 Radix Complement (RC) Representation 23*

**EXERCISES TO TEST YOUR KNOWLEDGE 25**

- 1.6 Binary Arithmetic 25
- 1.6.1 Addition of Signed and Unsigned Binary Numbers 25*
- 1.6.2 Overflow, Its Meaning, and Its Detection 26*
- 1.6.3 Indirect Subtraction by Addition Method 28*

**EXERCISES TO TEST YOUR KNOWLEDGE 29**

- 1.7 Binary Codes 30
- 1.7.1 Minimum Number of Bits for Keypads and Keyboards 30*
- 1.7.2 Commonly Used Codes: BCD, XS3, ASCII, etc. 30*
- 1.7.3 Modulo 2 Addition, Conversions from Unsigned Binary (UB) to Reflective Gray Code (RGC) and Back 33*
- 1.7.4 Seven-Segment Code 36*
- 1.7.5 A Small Keypad Switch Matrix 37*

**EXERCISES TO TEST YOUR KNOWLEDGE 38**

- 1.8 Worked Exercises 39
- Problems 50

## **Boolean Algebra, Functions, and Minimization 59**

- 2.1 Boolean Algebra Landmark Publications and Prominent People 59
- 2.1.1 Boole's Laws of Thought 59*
- 2.1.2 Huntington's First Set of Postulates 59*
- 2.1.3 Shannon's Symbolic Analysis of Switching Circuits 59*
- 2.1.4 Other Prominent People 59*
- 2.2 Huntington's Postulates, Truth Tables, and Graphic Symbols 60
- 2.2.1 Huntington's First Set of Postulates 60*

**2.2.2 Definition of: an Expression, a Literal, and a Hierarchy of Binary Operators 61**

**2.2.3 Principle of Duality 61**

**2.2.4 Truth Tables and Graphic Symbols for the Binary Operators + (OR), • (AND), and ~ (Complement) 63**

**2.2.5 Other Important Truth Tables and Graphic Symbols (NOR, NAND, XOR, and XNOR) 64**

**2.2.6 Writing Truth Table for Functions 67**

**EXERCISES TO TEST YOUR KNOWLEDGE 69**

**2.3 Boolean Algebra Theorems 69**

**2.3.1 Literal Count Reduction 69**

**2.3.2 Proving Theorems 71**

- Proving Theorems via Boolean Algebra 71
- Proving Theorems via Truth Tables (Principle of Perfect Induction) 72

**EXERCISES TO TEST YOUR KNOWLEDGE 74**

**2.4 Canonical or Standard Forms of Functions 75**

**2.4.1 Obtain ing Standard SOP Forms of Functions 75**

- Compact Minterm Forms 76

**2.4.2 Obtaining Standard POS Forms for Functions 78**

- Compact Maxterm Forms 80

**2.4.3 Relationship Between Minterms and Maxterms 82**

**2.4.4 Converting Between Compact Forms of Functions 84**

**EXERCISES TO TEST YOUR KNOWLEDGE 85**

**2.5 Function Minimization 86**

**2.5.1 A Systematic Algebraic Reduction (SAR) Technique 86**

**2.5.2 K-map Reduction 90**

- K-map Organizations 90
- Filling in or Plotting Functions in K-maps 91
- Reading Reduced Expressions from K-maps 96
- Don't Care Outputs in K-maps 101

**EXERCISES TO TEST YOUR KNOWLEDGE 102**

**2.6 Worked Exercises 103**

**Problems 113**

### **3 Analyzing and Synthesizing Combinational Logic Circuits 127**

**3.1 Standard Graphic Symbols and Two-Valued Switching Circuits 121**

	3.1.1	<i>Switching Circuits for the OR, AND, and Complement Operations</i>	121
	3.1.2	<i>Contrasting Pass Logic Switching Circuits with Regenerative Logic Switching Circuits</i>	124
	3.1.3	<i>Integrated-Circuit Devices</i>	125
	3.1.4	<i>Switching Circuits for the NOR, NAND, Buffer, XOR, and XNOR Operations</i>	126
	3.1.5	<i>All Possible Single-and Two-Variable Functions</i>	129
		<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>131</b>
3.2		<b>Designing Logic Circuits</b>	<b>132</b>
	3.2.1	<i>Analyzing and Designing Relay Logic Circuits</i>	132
	3.2.2	<i>Analyzing IC Logic Circuits</i>	133
	3.2.3	<i>Designing IC Logic Circuits</i>	135
	3.2.4	<i>Generating Detailed Schematic Diagrams</i>	138
	3.2.5	<i>Designing Circuits Using DeMorgan Equivalent Symbols and Equivalent Signal Lines</i>	139
		• Equivalent Graphic Symbols for NAND, NOR, AND, and OR Gates	140
		• Equivalent Signal Lines	141
		• Designing Circuits with NAND Gates and with NOR Gates	142
		<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>144</b>
3.3		<b>Compressing Truth Tables and K-Maps</b>	<b>145</b>
	3.3.1	<i>Technique for Compressing Truth Tables and K-Maps</i>	145
	3.3.2	<i>Plotting, Filling, and Reducing Compressed K-Maps</i>	149
		<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>151</b>
3.4		<b>Glitches and Their Causes</b>	<b>152</b>
	3.4.1	<i>Static Function Hazards and Static Logic Hazards</i>	152
		• Logic Hazard-Free Functions	153
	3.4.2	<i>Dynamic Hazards</i>	155
		<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>156</b>
3.5		<b>Types of Functions and Delays</b>	<b>156</b>
	3.5.1	<i>Trivial Functions and Delays</i>	156
	3.5.2	<i>Simple Functions and Delays</i>	157
		• Decoders	158
		• Designing Circuits with Decoders	159
	3.5.3	<i>Complex Functions and Delays</i>	160

- Multiplexers (Data Selectors) 161
- Designing Circuits with MUXs 163
- Designing Gate-Level Circuits with Multiple Outputs 165

**EXERCISES TO TEST YOUR KNOWLEDGE 167**

**3.6 Programmable Logic Devices (PLDs) 168**

- 3.6.1 *PRO Ms* 170
- 3.6.2 *PLAs* 171
- 3.6.3 *PALs or GALs* 172
- 3.6.4 *Designing with PROMs* 174
- 3.6.5 *Designing with PLAs* 175
- 3.6.6 *Designing with PALs or GALs* 176

**EXERCISES TO TEST YOUR KNOWLEDGE 177**

**3.7 Positive Logic Convention and Direct Polarity Indication 178**

- 3.7.1 *Signal Names Revisited* 178
- 3.7.2 *Converting Circuits and Signal Matching* 179

**EXERCISES TO TEST YOUR KNOWLEDGE 182**

**3.8 Case Study Number 1 (BCD to 7-segment Display System) 183**

- 3.8.1 *The Gate-Level Design Approach* 185
- 3.8.2 *The MUX Design Approach* 186
- 3.8.3 *The PLD Design Approach* 187
- 3.8.4 *The Off-the-Shelf Design Approach* 188

**3.9 Worked Exercises 189**

**Problems 215**

**4 Additional Circuit Synthesis Techniques 233**

**4.1 Distributed Connections 233**

- 4.1.1 *Open-Collector and Open-Drain Outputs* 233
- 4.1.2 *Dot-AND Circuit Connection* 234
- 4.1.3 *Analyzing Circuits That Use a Dot-AND Connection* 236
- 4.1.4 *Designing Circuits That Use a Dot-AND Connection* 237

**EXERCISES TO TEST YOUR KNOWLEDGE 238**

**4.2 Three-State Outputs and the Disconnect State 239**

- 4.2.1 *Data Bus Sharing* 241

**EXERCISES TO TEST YOUR KNOWLEDGE 243**

## CONTENTS

4.3	More about MUXs and Decoders/DMUXs	243
4.3.1	<i>Designing Digital MUX Trees</i>	244
	• A Simple MUX Tree Design	245
	• Designing Larger MUX Trees	245
4.3.2	<i>Designing Digital DMUX Trees</i>	248
	• A Simple DMUX Tree Design	250
	• Designing Larger DMUX Trees	251
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>252</b>
4.4	More about XOR and XNOR Symbols and Functions	253
4.4.1	<i>Odd and Even Functions</i>	254
4.4.2	<i>Single-Bit Error Detection Scheme</i>	255
4.4.3	<i>Comparators</i>	256
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>257</b>
4.5	Adder and Subtractor Design	258
4.5.1	<i>Obtaining Half Adder and Half Subtractor Modules</i>	258
4.5.2	<i>Obtaining the Full Adder Module</i>	260
4.5.3	<i>Ripple-Carry Concept</i>	262
4.5.4	<i>Carry-Anticipation or Carry Look-Ahead Adders</i>	264
	• Ripple-Carry Adders vs. Carry Look-Ahead Adders	264
	• Design of Carry Look-Ahead Adders	266
4.5.5	<i>Carry-Save Adders</i>	268
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>270</b>
4.6	Multiplier Design	271
4.6.1	<i>Modular Design Process Using Two-Operand Adders</i>	271
4.6.2	<i>Modular Design Process Using a Multiple-Operand Adder</i>	273
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>274</b>
4.7	ALU Design via a Data-Flow Modular Design Process	274
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>278</b>
4.8	Case Study Number 2 (Keypad Display System)	279
4.8.1	<i>Obtaining Encoder Equations by Inspection</i>	282
4.8.2	<i>PLD Design Approach via MACHXL</i>	282
4.8.3	<i>PLD Design Approach via StateCAD</i>	284
4.9	Worked Exercises	287
	Problems	304

## PART II SEQUENTIAL LOGIC DESIGN

<b>5</b>	<b>Feedback Circuits</b>	<b>311</b>
5.1	Latch Circuits	311
5.1.1	<i>Analyzing S-R and <math>\sim</math>S—R Basic Latch Circuits</i>	311
	• The Simple ON/OFF Light Switch	311
	• Circuit Delay Models	312
	• Characteristic Equations	316
	• PS/NS Tables	316
	• K-Maps for Sequential Logic Circuits	317
	• State Diagrams and ASM Charts	319
	• Timing Diagrams	322
5.1.2	<i>Design of Basic Asynchronous Sequential Logic Circuits</i>	323
	• Basic Latch Circuit Design	323
	• Clock (Oscillator) Circuit Design	324
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>325</b>
5.2	Design of Gated Sequential Logic Circuits	326
5.2.1	<i>Gated S-R Latch Circuit Design</i>	327
5.2.2	<i>Gated D Latch Circuit Design</i>	328
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>331</b>
5.3	Flip-Flop Circuits	331
5.3.1	<i>The Basic Idea of Edge-Triggered Flip-Flops</i>	332
5.3.2	<i>The Basic Idea of Pulse-Triggered Flip-Flops</i>	335
5.3.3	<i>Other Flip-Flop Types</i>	337
5.3.4	<i>Designing Simple Synchronous Counter Circuits with T Flip-Flops</i>	340
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>342</b>
5.4	Analyzing Circuits That Use Flip-Flops and Latches	345
5.4.1	<i>Moore-, Mealy-, and Mixed-Type Synchronous State Machines</i>	345
5.4.2	<i>Analyzing Simple Counter Circuits</i>	346
5.4.3	<i>Analyzing Synchronous Systems in General</i>	350
5.4.4	<i>Analyzing IC Counter Circuits via Dependency Notation</i>	356
5.4.5	<i>Designing Shortened Length Counters</i>	360
5.4.6	<i>Reducing Metastability in Synchronous Systems</i>	361
5.4.7	<i>Debouncing Switches with Latches</i>	363
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>366</b>



<b>5.5</b>	<b>Case Studies</b>	<b>368</b>
5.5.1	<i>Case Study Number 3 (KeypadDisplay System with Storage)</i>	368
5.5.2	<i>Case Study Number 4 (MultiplexedDisplay System)</i>	372
5.5.3	<i>Case Study Number 5 (Frequency Division for Digital Watch Circuit)</i>	377
<b>5.6</b>	<b>Worked Exercises</b>	<b>381</b>
	<b>Problems</b>	<b>404</b>

## **6 Introduction to Sequential Circuit Design 413**

<b>6.1</b>	<b>Synchronous Finite State Machine Design</b>	<b>413</b>
6.1.1	<i>Classical Design with D Flip-Flops</i>	414
	• Obtaining D Excitation Input Equations from K-Maps	415
	• Determining the Maximum Clock Frequency of a Synchronous State Machine	424
	• Functional Simulation of D Flip-Flop Circuits	427
6.1.2	<i>Classical Design with T Flip-Flops</i>	431
	• Obtaining T Excitation Input Equations from K-maps	432
	• Functional Simulation of T Flip-Flop Circuits	434
6.1.3	<i>Classical Design with J-K Flip-Flops</i>	435
	• Obtaining J-K Excitation Input Equations from K-maps	436
	• Functional Simulation of J-K Flip-Flop Circuits	437
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>438</b>
<b>6.2</b>	<b>State Assignment Encoding, Shift Register Counters, and Adding an Enable Input</b>	<b>441</b>
6.2.1	<i>Contrasting Full-Encoded and One-Hot Encoded State Assignments</i>	441
	• Power-On Reset Circuits	441
	• Circuit Design for Full Encoding vs. One-Hot Encoding	443
6.2.2	<i>Additional Types of Counters (Shift Register Counters)</i>	446
	• Ring Counters	447
	• Twisted Ring Counters	449
	• Linear Feedback Shift Register Counters	451
6.2.3	<i>Adding an Enable Input</i>	453
	• Full-Encoded Stoppable Counters	453
	• One-Hot Encoded Stoppable Counters	455
	• Flip-Flop Connections for One-Hot Encoding	458
	• Designing with Flip-Flops That Contain a Synchronous Enable Input	459

<b>6.3</b>	<b>Newer Design Methods for Finite State Machines</b>	<b>463</b>
6.3.1	<i>Set OR Hold 1 Method—for Obtaining D Excitation Equations</i>	463
	• Obtaining <i>D</i> Excitation Equations Directly from State Diagrams, ASM Charts, or Timing Diagrams	464
6.3.2	<i>Set OR Clear Method—for Obtaining T Excitation Equations</i>	468
	• Obtaining <i>T</i> Excitation Equations Directly from State Diagrams, ASM Charts, or Timing Diagrams	469
6.3.3	<i>Set-Clear Method—for Obtaining J-K Excitation Equations</i>	471
	• Obtaining <i>J-K</i> Excitation Equations Directly from State Diagrams, ASM Charts, or Timing Diagrams	472
	<b>EXERCISES TO TEST YOUR KNOWLEDGE</b>	<b>474</b>
<b>6.4</b>	<b>Case Studies</b>	<b>481</b>
6.4.1	<i>Case Study 6 (Synchronous Vending Machine Controllers)</i>	481
	Design Overview	481
	Full-Encoded 1-Coin Machine (FE1CM)	482
	One-Hot Encoded 1 -Coin Machine (OHE1 CM)	484
	Full-Encoded 2-Coin Machine (FE2CM)	485
	One-Hot Encoded 2-Coin Machine (OHE2CM)	486
	Full-Encoded 3-Coin Machine (FE3CM)	489
	Graphical Entry of State Diagrams Using StateCAD® and StateBench™	491
6.4.2	<i>Case Study 7 (Fundamental-Mode (Clockless) Vending Machine Controllers)</i>	494
	• Synchronous and Asynchronous Design Differences	494
	• Fundamental-Mode (Clockless) 1-Coin Machine (FM1CM)	495
	• Fundamental-Mode (Clockless) 2-Coin Machine (FM2CM)	496
	• Essential Hazards	500
6.4.3	<i>Case Study 8 (Pulse-Mode (Clockless) Vending Machine Controllers)</i>	501
	• Input Signal Restrictions for Pulse-Mode Circuits	501
	• Pulse-Mode (Clockless) 1-Coin Machine (PM1CM)	502
	• Pulse-Mode (Clockless) 2-Coin Machine (PM2CM)	503
	• Pulse-Mode (Clockless) 3-Coin Machine (PM3CM)	505
<b>6.5</b>	<b>Worked Exercises</b>	<b>507</b>
	<b>Problems</b>	<b>557</b>

**PART III HDL CHIP DESIGN****7 VHDL Synthesis by Example 571****7.1 Writing VHDL Source Code for Combinational Logic Circuits 571****7.1.1 Different VHDL Architectures for the XOR function 573**

- Behavioral Architecture 573
- Data-Flow Architecture 574
- Structural Architecture 575

**7.1.2 VHDL Source Code for Additional Combinational Logic Circuits 578**

- Majority Function 578
- Two-out-of-Three Event Detector 579
- Two-to-Four Decoder 579
- Four-to-One MUX 580
- Full Adder 581
- Four-Bit Adder with a Carry In and a Carry Out 581
- Simple Arithmetic Logic Unit 582

**7.1.3 Hierarchical Design Using a Top-Level Schematic 583**

- Hierarchical Design for the XOR Function 583

**EXERCISES TO TEST YOUR KNOWLEDGE 585****7.2 Writing VHDL Source Code for Synchronous Logic Circuits 587****7.2.1 Templates of VHDL Architectures 587**

- Transparent D Latch vs. D Flip-Flop 587
- Stoppable 1-Bit Binary Up Counter with Moore and Mealy Outputs 589

**7.2.2 VHDL Source Code for Additional Synchronous Logic Circuits 592**

- Two-Bit Binary Up Counter (Full Encoded) 592
- Two-Bit Binary Up Counter (One-Hot Encoded) 594
- Synchronous Mealy-Type State Machine, M2 596
- Three-Bit Ring Counter 599
- Full-Encoded 2-Coin Machine (FE2CM) 601

**EXERCISES TO TEST YOUR KNOWLEDGE 603****7.3 Summary 605****7.4 Worked Exercises 605****Problems 624****APPENDICES****A. Digital Circuit Types 631****B. Selected Digital Logic ICs with Pinout Diagrams 634****C. Selected Programmable Logic Devices 638****D. Bibliography 657****Index 661**