

Proceedings

The 22nd Annual International  
Symposium on  
**COMPUTER ARCHITECTURE**

June 22-24, 1995

Santa Margherita Ligure, Italy

*Sponsored by*

ACM SIGARCH  
IEEE Computer Society, TCCA  
With support of SGS-Thomson-Microelectronics and Olivetti  
In cooperation with the University of Genoa



SIGARCH

# Table of Contents

General Chair's Message .....	v
Program Chair's Message .....	vi
Organizing Committees .....	vii
Referees.....	ix

## Session 1: Multiprocessors and Applications

The MIT Alewife Machine: Architecture and Performance.....	2
<i>A. Agarwal, R. Bianchini, D. Chaiken, K. L. Johnson, D. Kranz, J. Kubiato- icz, B.-H. Lim, K. Mackenzie, D. Yeung</i>	
The EM-X Parallel Computer: Architecture and Basic Performance.....	14
<i>Y. Kodama, H. Sakane, M. Sato, H. Yamana, S. Sakai, Y. Yamaguchi</i>	
The SPLASH-2 Programs: Characterization and Methodological Considerations .....	24
<i>S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, A. Gupta</i>	

## Session 2A: Cache Coherence

Efficient Strategies for Software-Only Directory Protocols in Shared-Memory Multiprocessors.....	38
<i>H. Grahn, P. Stenström</i>	
Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors.....	48
<i>A. R. Lebeck, D. A. Wood</i>	
Boosting the Performance of Hybrid Snooping Cache Protocols.....	60
<i>F. Dahlgren</i>	

## Session 2B: Interconnect Technology and I/O

S-Connect: from Networks of Workstations to Supercomputer Performance .....	71
<i>A. G. Nowatzky, M. C. Browne, E. J. Kelly, M. Parkin</i>	
Destage Algorithms for Disk Arrays with Non-volatile Caches .....	83
<i>A. Varma, Q. Jacobson</i>	
Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer .....	96
<i>G. Stoll, B. Wei, D. Clark, E. W. Felten, K. Li, P. Hanrahan</i>	
Are Crossbars Really Dead? The Case for Optical Multiprocessor Interconnect Systems .....	106
<i>A. G. Nowatzky, P. R. Prucnal</i>	

## Session 3: Instruction Level Parallelism

Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor .....	117
<i>S. Jourdan, P. Sainrat, D. Litaize</i>	

Unconstrained Speculative Execution with Predicated State Buffering .....	126
<i>H. Ando, C. Nakanishi, T. Hara, M. Nakaya</i>	
A Comparison of Full and Partial Predicated Execution Support for ILP Processors.....	138
<i>S. A. Mahlke, R. E. Hank, J. E. McCormick, D. I. August, W. W. Hwu</i>	
<b>Session 4A: New Microarchitectures</b>	
Implementation Trade-offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor .....	151
<i>M. Simone, A. Essen, A. Ike, A. Krishnamoorthy, T. Maruyama, N. Patkar, M. Ramaswami, M. Shebanow, V. Thirumalaiswamy, D. Tovey</i>	
Performance Evaluation of the PowerPC 620 Microarchitecture.....	163
<i>T. A. Diep, C. Nelson, J. P. Shen</i>	
<b>Session 4B: Managing Memory Hierarchies</b>	
Reducing TLB and Memory Overhead using Online Superpage Promotion .....	176
<i>T. H. Romer, W. H. Ohlrich, A. R. Karlin, B. N. Bershad</i>	
Speeding up Irregular Applications in Shared-Memory Multiprocessors: Memory Binding and Group Prefetching .....	188
<i>Z. Zhang, J. Torrellas</i>	
<b>Session 5A: Interconnection Network Routing</b>	
An Efficient, Fully Adaptive Deadlock Recovery Scheme: DISHA .....	201
<i>Anjan K. V., T. M. Pinkston</i>	
Analysis and Implementation of Hybrid Switching.....	211
<i>K. G. Shin, S. W. Daniel</i>	
Configurable Flow Control Mechanisms for Fault-Tolerant Routing.....	220
<i>B. V. Dao, J. Duato, S. Yalamanchili</i>	
NIFDY: A Low Overhead, High Throughput Network Interface.....	230
<i>T. Callahan, S. C. Goldstein</i>	
<b>Session 5B: Novel Memory Access Mechanisms</b>	
Vector Multiprocessors with Arbitrated Memory Access.....	243
<i>M. Peiron, M. Valero, E. Aygaudé, T. Lang</i>	
Design of Cache Memories for Multi-Threaded Dataflow Architecture .....	253
<i>K. M. Kavi, A. R. Hurson, P. Patadia, E. Abraham, P. Shanmugam</i>	
Skewed Associativity Enhances Performance Predictability .....	265
<i>F. Bodin, A. Seznec</i>	
<b>Session 6: Branch Prediction</b>	
A Comparative Analysis of Schemes for Correlated Branch Prediction.....	276
<i>C. Young, N. Gloy, M. D. Smith</i>	

Next Cache Line and Set Prediction .....	287
<i>B. Calder, D. Grunwald</i>	
<b>Session 7A: System Evaluation</b>	
A Comparison of Architectural Support for Messaging on the TMC CM-5 and Cray T3D .....	298
<i>V. Karamcheti, A. A. Chien</i>	
Optimizing Memory System Performance for Communication in Parallel Computers .....	308
<i>T. Stricker, T. Gross</i>	
Empirical Evaluation of the CRAY-T3D: A Compiler Perspective.....	320
<i>R. H. Arpaci, D. E. Culler, A. Krishnamurthy, S. G. Steinberg, K. Yelick</i>	
<b>Session 7B: Instruction Fetching</b>	
Optimization of Instruction Fetch Mechanisms for High Issue Rates .....	333
<i>T. M. Conte, K. N. Menezes, P. M. Mills, B. A. Patel</i>	
Instruction Fetching: Coping with Code Bloat .....	345
<i>R. Uhlig, D. Nagle, T. Mudge, S. Sechrest, J. Emer</i>	
Instruction Cache Fetch Policies for Speculative Execution .....	357
<i>D. Lee, J.-L. Baer, B. Calder, D. Grunwald</i>	
<b>Session 8: Caches</b>	
Streamlining Data Cache Access with Fast Address Calculation.....	369
<i>T. M. Austin, D. N. Pnevmatikatos, G. S. Sohi</i>	
CAT – Caching Address Tags: A Technique for Reducing Area Cost of On-Chip Caches .....	381
<i>H. Wang, T. Sun, Q. Yang</i>	
<b>Session 9: Processor Architecture</b>	
Simultaneous Multithreading: Maximizing On-Chip Parallelism .....	392
<i>D. M. Tullsen, S. J. Eggers, H. M. Levy</i>	
Architecture Validation for Processors .....	404
<i>R. C. Ho, C. H. Yang, M. A. Horowitz, D. L. Dill</i>	
Multiscalar Processors .....	414
<i>G. S. Sohi, S. E. Breach, T. N. Vijaykumar</i>	
Author Index .....	426