


Recognized as an
American National Standard (ANSI)

IEEE Std 1076-1993
(Revision of IEEE Std 1076-1987)

IEEE Standard VHDL Language Reference Manual



Sponsors

**Design Automation Standards Committee
of the
IEEE Computer Society**

and

**Automatic Test Program Generation Subcommittee
of
IEEE Standards Coordinating Committee 20**

Approved September 15, 1993

IEEE Standards Board

Approved April 14, 1994

American National Standards Institute

Abstract: This standard defines the VHSIC Hardware Description Language (VHDL). VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.

Keywords: computer, computer languages, electronic systems, hardware, hardware design, VHDL

The Institute of Electrical and Electronics Engineers, Inc.
345 East 47th Street, New York, NY 10017-2394, USA

Copyright © 1994 by the Institute of Electrical and Electronics Engineers, Inc.
All rights reserved. Published 1994. Printed in the United States of America.

ISBN 1-55937-376-8

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

Fachbereichsbibliothek Informatik
TU Darmstadt

59461354

Contents

Section 0	Overview of this standard	1
0.1	Intent and scope of this document	1
0.2	Structure and terminology of this document	1
0.2.1	Syntactic description	2
0.2.2	Semantic description	3
0.2.3	Front matter, examples, notes, references, and annexes	3
Section 1	Design entities and configurations.....	5
1.1	Entity declarations	5
1.1.1	Entity header	6
1.1.1.1	Generics	6
1.1.1.2	Ports	7
1.1.2	Entity declarative part	8
1.1.3	Entity statement part	9
1.2	Architecture bodies	9
1.2.1	Architecture declarative part	10
1.2.2	Architecture statement part	10
1.3	Configuration declarations	11
1.3.1	Block configuration	13
1.3.2	Component configuration	15
Section 2	Subprograms and packages	19
2.1	Subprogram declarations	19
2.1.1	Formal parameters	20
2.1.1.1	Constant and variable parameters	20
2.1.1.2	Signal parameters	21
2.1.1.3	File parameters	22
2.2	Subprogram bodies	22
2.3	Subprogram overloading	24
2.3.1	Operator overloading	25
2.3.2	Signatures	26
2.4	Resolution functions	27
2.5	Package declarations	28
2.6	Package bodies	29
2.7	Conformance rules	30

Section 3	Types	33
3.1	Scalar types	34
3.1.1	Enumeration types	35
3.1.1.1	Predefined enumeration types	35
3.1.2	Integer types	36
3.1.2.1	Predefined integer types	36
3.1.3	Physical types	37
3.1.3.1	Predefined physical types	38
3.1.4	Floating point types	39
3.1.4.1	Predefined floating point types	40
3.2	Composite types	40
3.2.1	Array types	40
3.2.1.1	Index constraints and discrete ranges	42
3.2.1.2	Predefined array types	44
3.2.2	Record types	44
3.3	Access types	45
3.3.1	Incomplete type declarations	46
3.3.2	Allocation and deallocation of objects	47
3.4	File types	47
3.4.1	File operations	48
Section 4	Declarations	51
4.1	Type declarations	51
4.2	Subtype declarations	52
4.3	Objects	53
4.3.1	Object declarations	54
4.3.1.1	Constant declarations	54
4.3.1.2	Signal declarations	55
4.3.1.3	Variable declarations	56
4.3.1.4	File declarations	58
4.3.2	Interface declarations	59
4.3.2.1	Interface lists	61
4.3.2.2	Association lists	61
4.3.3	Alias declarations	64
4.3.3.1	Object aliases	64
4.3.3.2	Nonobject aliases	65
4.4	Attribute declarations	67
4.5	Component declarations	67
4.6	Group template declarations	68
4.7	Group declarations	68
Section 5	Specifications	71
5.1	Attribute specification	71
5.2	Configuration specification	73
5.2.1	Binding indication	74
5.2.1.1	Entity aspect	76
5.2.1.2	Generic map and port map aspects	77
5.2.2	Default binding indication	79
5.3	Disconnection specification	80

Section 6	Names	83
6.1	Names	83
6.2	Simple names	84
6.3	Selected names	85
6.4	Indexed names	87
6.5	Slice names	87
6.6	Attribute names	88
Section 7	Expressions	91
7.1	Expressions	91
7.2	Operators	92
7.2.1	Logical operators	93
7.2.2	Relational operators	93
7.2.3	Shift operators	94
7.2.4	Adding operators	96
7.2.5	Sign operators	98
7.2.6	Multiplying operators	99
7.2.7	Miscellaneous operators	101
7.3	Operands	101
7.3.1	Literals	101
7.3.2	Aggregates	102
7.3.2.1	Record aggregates	103
7.3.2.2	Array aggregates	103
7.3.3	Function calls	105
7.3.4	Qualified expressions	105
7.3.5	Type conversions	105
7.3.6	Allocators	106
7.4	Static expressions	107
7.4.1	Locally static primaries	108
7.4.2	Globally static primaries	108
7.5	Universal expressions	110
Section 8	Sequential statements	111
8.1	Wait statement	111
8.2	Assertion statement	113
8.3	Report statement	114
8.4	Signal assignment statement	115
8.4.1	Updating a projected output waveform	116
8.5	Variable assignment statement	119
8.5.1	Array variable assignments	120
8.6	Procedure call statement	120
8.7	If statement	121
8.8	Case statement	121
8.9	Loop statement	122
8.10	Next statement	123
8.11	Exit statement	123
8.12	Return statement	124
8.13	Null statement	124

Section 9	Concurrent statements	125
9.1	Block statement	125
9.2	Process statement	126
9.3	Concurrent procedure call statements	128
9.4	Concurrent assertion statements	129
9.5	Concurrent signal assignment statements	129
9.5.1	Conditional signal assignments	131
9.5.2	Selected signal assignments	133
9.6	Component instantiation statements	134
9.6.1	Instantiation of a component	135
9.6.2	Instantiation of a design entity	136
9.7	Generate statements	139
Section 10	Scope and visibility	141
10.1	Declarative region	141
10.2	Scope of declarations	142
10.3	Visibility	143
10.4	Use clauses	146
10.5	The context of overload resolution	147
Section 11	Design units and their analysis	149
11.1	Design units	149
11.2	Design libraries	150
11.3	Context clauses	151
11.4	Order of analysis	151
Section 12	Elaboration and execution	153
12.1	Elaboration of a design hierarchy	153
12.2	Elaboration of a block header	155
12.2.1	The generic clause	155
12.2.2	The generic map aspect	155
12.2.3	The port clause	155
12.2.4	The port map aspect	156
12.3	Elaboration of a declarative part	156
12.3.1	Elaboration of a declaration	157
12.3.1.1	Subprogram declarations and bodies	157
12.3.1.2	Type declarations	157
12.3.1.3	Subtype declarations	158
12.3.1.4	Object declarations	158
12.3.1.5	Alias declarations	159
12.3.1.6	Attribute declarations	159
12.3.1.7	Component declarations	159
12.3.2	Elaboration of a specification	159
12.3.2.1	Attribute specifications	159
12.3.2.2	Configuration specifications	159
12.3.2.3	Disconnection specifications	160
12.4	Elaboration of a statement part	160
12.4.1	Block statements	160
12.4.2	Generate statements	161

12.4.3	Component instantiation statements	162
12.4.4	Other concurrent statements	162
12.5	Dynamic elaboration	163
12.6	Execution of a model	163
12.6.1	Drivers	164
12.6.2	Propagation of signal values	164
12.6.3	Updating implicit signals	167
12.6.4	The simulation cycle	168
Section 13	Lexical elements	171
13.1	Character set	171
13.2	Lexical elements, separators, and delimiters	173
13.3	Identifiers	173
13.3.1	Basic identifiers	174
13.3.2	Extended identifiers	174
13.4	Abstract literals	174
13.4.1	Decimal literals	175
13.4.2	Based literals	175
13.5	Character literals	176
13.6	String literals	176
13.7	Bit string literals	177
13.8	Comments	178
13.9	Reserved words	179
13.10	Allowable replacements of characters	180
Section 14	Predefined language environment	181
14.1	Predefined attributes	181
14.2	Package STANDARD	195
14.3	Package TEXTIO	202
Annex A	Syntax summary (informative)	207
Annex B	Glossary (informative)	225
Annex C	Potentially nonportable constructs (informative)	243
Annex D	Changes from IEEE Std 1076-1987 (informative)	245
Annex E	Related standards (informative)	247
Index	249