


# **OPERATING SYSTEM ANALYSIS AND DESIGN**

by

**Leo J. Cohen**



**SPARTAN BOOKS**

---

**NEW YORK • WASHINGTON**

## CONTENTS

1.	Introduction . . . . .	1
	<i>Assemblers</i> . . . . .	2
	<i>Batch Control</i> . . . . .	3
	<i>Compilers</i> . . . . .	5
2.	Design Objectives . . . . .	8
	<i>Introduction</i> . . . . .	8
	<i>Performance Criteria</i> . . . . .	9
	<i>Interior Goals</i> . . . . .	11
	<i>Executive — First Definition</i> . . . . .	14
	<i>Exterior Goals</i> . . . . .	14
	<i>Operating System — First Definition</i> . . . . .	16
	<i>Logical Segregation by Hardware</i> . . . . .	17
	<i>Interrupts</i> . . . . .	19
	<i>Memory Distribution and Protection</i> . . . . .	21
3.	Some General Considerations . . . . .	22
	<i>Time-slicing</i> . . . . .	23
	<i>I/O Demand Multiprogramming</i> . . . . .	25
	<i>Unbuffered I/O Demand</i> . . . . .	27
	<i>Buffered I/O Demand</i> . . . . .	28
	<i>Remarks</i> . . . . .	29
4.	Unbuffered I/O Demand Executive . . . . .	31
	<i>Introduction</i> . . . . .	31
	<i>General</i> . . . . .	31
	<i>Program States</i> . . . . .	32
	<i>Priority</i> . . . . .	36
	<i>I/O Calls</i> . . . . .	39
	<i>I/O Termination</i> . . . . .	43
	<i>Program Termination</i> . . . . .	46
	<i>General Remarks</i> . . . . .	46

5. The CPU Transaction . . . . .	49
<i>Introduction</i> . . . . .	49
<i>Transaction Items</i> . . . . .	50
<i>Transaction Words</i> . . . . .	51
<i>The CPU Transaction</i> . . . . .	52
<i>The CPU Item</i> . . . . .	53
<i>The O/S Function</i> . . . . .	56
<i>The Return Function</i> . . . . .	58
<i>The Transaction Chart</i> . . . . .	60
<i>Transaction Chart for MPX</i> . . . . .	60
<i>Summary Remark</i> . . . . .	67
6. The Basic Functions . . . . .	69
<i>Introduction</i> . . . . .	69
<i>Computer System Facilities</i> . . . . .	70
<i>General Discussion</i> . . . . .	71
<i>The Receiver</i> . . . . .	73
<i>The Director</i> . . . . .	75
<i>The Loader</i> . . . . .	76
<i>The Multiprogram Executive</i> . . . . .	78
<i>The Distributor</i> . . . . .	78
<i>The Dispatcher</i> . . . . .	78
<i>Interrelationships</i> . . . . .	81
<i>Transactions</i> . . . . .	84
<i>The Acceptance Portion</i> . . . . .	84
<i>The Executive Portion</i> . . . . .	86
<i>The Presentation Portion</i> . . . . .	87
<i>General Remarks</i> . . . . .	88
<i>Dynamic Interrelationships</i> . . . . .	89
7. An Operating System for Unbuffered Executions . . . . .	94
<i>Introduction</i> . . . . .	94
<i>The Problem Environment</i> . . . . .	95
<i>Hardware Configuration</i> . . . . .	96
<i>Acceptance Portions</i> . . . . .	96
<i>The Presentation Portion</i> . . . . .	99
<i>The MPX</i> . . . . .	100
<i>The Transaction Chart</i> . . . . .	101
<i>The Receiver</i> . . . . .	102
<i>The Director</i> . . . . .	109
<i>The Loader</i> . . . . .	118
<i>The Terminator</i> . . . . .	122
<i>The Distributor</i> . . . . .	128
<i>The Dispatcher</i> . . . . .	131

8. Buffered Executions and the I/O Transaction . . . . .	135
<i>Introduction</i> . . . . .	135
<i>Sequential Files</i> . . . . .	136
<i>Input Buffers</i> . . . . .	137
<i>Output Buffers</i> . . . . .	138
<i>Type One I/O</i> . . . . .	139
<i>Type Two I/O</i> . . . . .	140
<i>Some General Remarks</i> . . . . .	142
<i>The I/O Transaction</i> . . . . .	143
<i>Creating I/O Transactions</i> . . . . .	144
<i>The I/O Transaction Item</i> . . . . .	145
<i>Extension of the CPU Item</i> . . . . .	148
<i>Type One Input Buffer States</i> . . . . .	149
<i>The Type One Input Buffer</i> . . . . .	151
<i>The Type One Output Buffer</i> . . . . .	155
<i>The Type Two Buffer</i> . . . . .	155
<i>Summary</i> . . . . .	160
9. The Prototype MPX . . . . .	161
<i>Introduction</i> . . . . .	161
<i>The CPU Term</i> . . . . .	161
<i>Transaction Operators</i> . . . . .	162
<i>The Prototype MPX</i> . . . . .	168
<i>I/O Request</i> . . . . .	168
<i>I/O Termination Interrupt</i> . . . . .	175