

PROCEEDINGS 1997

DESIGN AUTOMATION CONFERENCE®



Anaheim, CA

Anaheim Convention Center
June 9 - 13, 1997

Sponsored by



Table of Contents

General Chair's Welcome	iii
Executive Committee	iv
Technical Program Committee.....	vi
1997 Best Paper Award	ix
ACSEE Undergraduate Scholarships.....	ix
Design Automation Conference Graduate Scholarship Awards	x
35th Call for Papers	xi
SIGDA Meritorious Service Award	xi
Reviewers.....	xii
Opening Keynote Address— <i>Scott G. McNealy</i>	xvi
Thursday Keynote Address— <i>Michael A. Aymar</i>	xvii

Panel: An Executive View of the EDA Industry

Chair: A. Richard Newton

Organizer: Mike Murray

Panel Members: *Joseph Costello, Aart de Geus, William Herman, Gerald Hsu,*

Keith Lobo, Walden Rhines..... 1

Session 1

Sequential Synthesis

Chair: Richard L. Rudell

Organizers: Fabio Somenzi, Sharad Malik

1.1	An Improved Algorithm for Minimum-Area Retiming <i>Naresh Maheshwari, Sachin S. Sapatnekar</i>	2
1.2	Efficient Latch Optimization Using Exclusive Sets <i>Ellen M. Sentovich, Horia Toma, Gérard Berry</i>	8
1.3	Sequence Compaction for Probabilistic Analysis of Finite-State Machines <i>Diana Marculescu, Radu Marculescu, Massoud Pedram</i>	12
1.4	Synthesis of Speed-Independent Circuits from STG-unfolding Segment <i>Alexei Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, Jordi Cortadella</i>	16
1.5	Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control <i>Luca Benini, Enrico Macii, Massimo Poncino</i>	22

Session 2

Interconnect Modeling

Chair: Lawrence T. Pileggi

Organizers: Andrew T. Yang, Jacob White

2.1	Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks <i>Ibrahim M. Elfadel, David D. Ling</i>	28
2.2	Preservation of Passivity During RLC Network Reduction via Split Congruence Transformations <i>Kevin J. Kerns, Andrew T. Yang</i>	34
2.3	Lumped Interconnect Models Via Gaussian Quadrature <i>Keith Nabors, Tze-Ting Fang, Hung-Wen Chang, Kenneth S. Kundert, Jacob K. White</i>	40
2.4	Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling <i>Florentin Dartu, Lawrence T. Pileggi</i>	46

Session 3

Novel Techniques for Software Scheduling

Chairs: Gaetano Borriello, Nikil Dutt

Organizers: Rajesh K. Gupta, Luciano Lavagno

- 3.1 **Schedule Validation for Embedded Reactive Real-Time Systems**
Felice Balarin, Alberto Sangiovanni-Vincentelli.....52
- 3.2 **Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors**
Yosef G. Tirat-Gefen, Diogenes C. Silva, Alice C. Parker.....58
- 3.3 **Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets**
Marleen Adé, Rudy Lauwereins, J. A. Peperstraete.....64
- 3.4 **An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment**
Stan Liao, Steve Tjiang, Rajesh Gupta.....70

Session 4

- 4.1 **Embedded Tutorial: Tools and Methodologies for Low Power Design**
Jerry Frenkil.....76

Panel: Low-Power Design Tools — Where Is the Impact?

Chair: Jan M. Rabaey

Organizer: Nanette Collins

Panel Members: *Bill Bell, Jerry Frenkil, Vassilios Gerousis, Massoud Pedram,*

Deo Singh, Jim Sproch.....82

Session 5

Simulation Techniques for Microprocessors

Chair: Haruyuki Tago

Organizers: Haruyuki Tago, Neil Weste

- 5.1 **A C-Based RTL Design Verification Methodology for Complex Microprocessor**
Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon Choi, Woo-Seung Yang, Hun-Seung Oh, In-Cheol Park, Chong-Min Kyung.....83
- 5.2 **Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors**
Jörg Walter, Jens Leenstra, Gerhard Döttling, Bernd Leppla, Hans-Jürgen Münster, Kevin Kark, Bruce Wile.....89
- 5.3 **Efficient Testing of Clock Regenerator Circuits in Scan Designs**
Rajesh Raina, Robert Bailey, Charles Njinda, Robert Molyneaux, Charlie Beh.....95
- 5.4 **A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications**
Wen-Jong Fang, Allen C.-H. Wu, Ti-Yen Yen.....101

Session 6

Combinational Logic Synthesis

Chair: Hamid Savoj

Organizers: Andreas Kuehlmann, Massoud Pedram

- 6.1 **A Graph-Based Synthesis Algorithm for AND/XOR Networks**
Yibin Ye, Kaushik Roy.....107
- 6.2 **Optimizing Designs Containing Black Boxes**
Tai-Hung Liu, Khurram Sajid, Adnan Aziz, Vignyan Singhal.....113

6.3	Solving Covering Problems Using LPR-Based Lower Bounds <i>Stan Liao, Srinivas Devadas</i>	117
6.4	Exact Coloring of Real-Life Graphs is Easy <i>Olivier Coudert</i>	121

Session 7

Interconnect Parasitic Extraction

Chair: Andrew T. Yang

Organizers: Jacob White, Jason Cong

7.1	Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling <i>E. Aykut Dengi, Ronald A. Rohrer</i>	127
7.2	Bounds for BEM Capacitance Extraction <i>Michael W. Beattie, Lawrence T. Pileggi</i>	133
7.3	SPIE: Sparse Partial Inductance Extraction <i>Zhijiang He, Mustafa Celik, Lawrence T. Pileggi</i>	137
7.4	A Fast Method of Moments Solver for Efficient Parameter Extraction of MCMs <i>Sharad Kapur, Jinsong Zhao</i>	141

Session 8

Advances in Timing Analysis for Embedded Software

Chairs: Wendell Baker, Hiroto Yasuura

Organizers: Rajesh K. Gupta, Luciano Lavagno

8.1	Embedded Tutorial: Static Timing Analysis of Embedded Software <i>Sharad Malik, Margaret Martonosi, Yau-Tsun Steven Li</i>	147
8.2	A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors <i>Yanbing Li, Wayne Wolf</i>	153
8.3	Predicting Timing Behavior in Architectural Design Exploration of Real-Time Embedded Systems <i>Rajeshkumar Sambandam, Xiaobo (Sharon) Hu</i>	157

Session 9

Applications of Formal Verification

Chair: Andreas Kuehlmann

Organizers: Haruyuki Tago, Neil Weste

9.1	Formal Verification of a Superscalar Execution Unit <i>Kyle L. Nelson, Alok Jain, Randal E. Bryant</i>	161
9.2	Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation <i>Manish Pandey, Richard Raimi, Randal E. Bryant, Magdy S. Abadir</i>	167
9.3	Formal Verification of FIRE: A Case Study <i>Jae-Young Jang, Shaz Qadeer, Matt Kaufmann, Carl Pixley</i>	173

Session 10

System-Level Exploration and Refinement

Chair: Ivo Bolsens

Organizers: Ivo Bolsens, Anders Forsen

10.1	Interface-Based Design <i>James A. Rowson, Alberto Sangiovanni-Vincentelli</i>	178
10.2	An Integrated Design Environment for Performance and Dependability Analysis <i>Robert H. Klenke, Moshe Meyassed, James H. Aylor, Barry W. Johnson, Ramesh Rao, Anup Ghosh</i>	184

10.3	A Dynamic Design Estimation and Exploration Environment <i>Ole Bentz, Jan M. Rabaey, David B. Lidsky</i>	190
------	--	-----

Session 11

Binary Decision Diagrams

Chair: Andreas Kuehlmann

Organizers: Massoud Pedram, Andreas Kuehlmann

11.1	Remembrance of Things Past: Locality and Memory in BDDs <i>Srilatha Manne, Dirk Grunwald, Fabio Somenzi</i>	196
11.2	Linear Sifting of Decision Diagrams <i>Christoph Meinel, Fabio Somenzi, Thorsten Theobald</i>	202
11.3	Safe BDD Minimization Using Don't Cares <i>Youpyo Hong, Peter A. Beerel, Jerry R. Burch, Kenneth L. McMillan</i>	208

Session 12

Timing Analysis

Chair: Karem A. Sakallah

Organizers: Karem A. Sakallah, Sharad Malik

12.1	Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion <i>John Lillis, Chung-Kuan Cheng</i>	214
12.2	Exact Required Time Analysis via False Path Detection <i>Yuji Kukimoto, Robert K. Brayton</i>	220
12.3	Symbolic Timing Verification of Timing Diagrams using Presburger Formulas <i>Tod Amon, Gaetano Borriello, Taokuan Hu, Jiwen Liu</i>	226

Session 13

13.1	Embedded Tutorial: Code Generation for Core Processors Chair: Rajesh Gupta Organizer: Giovanni De Micheli Presenter: <i>Peter Marwedel</i>	232
------	--	-----

Session 14

Panel: Physical Design and Synthesis: Merge or Die!

Chair: Massoud Pedram

Organizer: Massoud Pedram

Panel Members: *Richard Bushroe, Raul Camposano, Giovanni De Micheli, Antun Domic,*

Chi-Ping Hsu, Michael Jackson.....

238

Session 15

System-Level Optimization and Verification

Chair: Jeff Haight

Organizers: Ivo Bolsens, James A. Rowsen

15.1	Interface Timing Verification Drives System Design <i>Ajay J. Daga, Peter R. Suaris</i>	240
15.2	Memory-CPU Size Optimization for Embedded System Designs <i>Barry Shackelford, Mitsuhiro Yasuda, Etsuko Okushi, Hisao Koizumi, Hiroyuki Tomiyama, Hiroto Yasuura</i>	246
15.3	Methodology for Behavioral Synthesis-based Algorithm-level Design Space Exploration: DCT Case Study <i>Miodrag Potkonjak, Kyosun Kim, Ramesh Karri</i>	252

Session 16

Formal Verification

Chair: Fabio Somenzi

Organizers: Fabio Somenzi, Giovanni De Micheli

16.1	Embedded Tutorial: Formal Verification in a Commercial Setting <i>R. P. Kurshan</i>	258
16.2	Equivalence Checking Using Cuts and Heaps <i>Andreas Kuehlmann, Florian Krohm</i>	263

Session 17

Analog Simulation

Chair: Giorgio Casinovi

Organizers: Jacob White, Hidetoshi Onodera

17.1	Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits <i>Jaijeet Roychowdhury</i>	269
17.2	Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances <i>Michael W. Tian, C.-J. Richard Shi</i>	275
17.3	SWITTEST: Automatic Switch-level Fault Simulation and Test Evaluation of Switched-Capacitor Systems <i>S. Mir, A. Rueda, T. Olbrich, E. Peralías, J. L. Huertas</i>	281

Session 18

Software Synthesis for Embedded Systems

Chair: Sharad Malik

Organizers: Sharad Malik, Luciano Lavagno

18.1	Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures <i>Ashok Sudarsanam, Stan Liao, Srinivas Devadas</i>	287
18.2	System Level Fixed-Point Design Based on an Interpolative Approach <i>Markus Willems, Volker Bürgens, Holger Keding, Thorsten Grötter, Heinrich Meyr</i>	293
18.3	ISDL: An Instruction Set Description Language for Retargetability <i>George Hadjiyiannis, Silvina Hanono, Srinivas Devadas</i>	299
18.4	Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign <i>Mark R. Hartoog, James A. Rowson, Prakash D. Reddy, Soumya Desai, Douglas D. Dunlop, Edwin A. Harcourt, Neeti Khullar</i>	303

Session 19

Experiences in System Design and Education at Universities

Chairs: Jan M. Rabaey, Anantha Chandrakasan

Organizer: Jan M. Rabaey

19.1	Education for the Deep Submicron Age: Business As Usual? <i>Hugo De Man</i>	307
19.2	INFOPAD — An Experiment in System-Level Design and Integration <i>Robert W. Brodersen</i>	313
19.3	Very Rapid Prototyping of Wearable Computers: A Case Study of Custom Versus Off-the-Shelf Design Methodologies <i>Asim Smailagic, Daniel P. Stewiorek, Richard Martin, John Stivoric</i>	315

Session 20

Standard Cell and Physical Design Methods

Chair: Neil Weste

Organizers: Neil Weste, Randolph E. Harr

20.1	CAD at the Design-Manufacturing Interface <i>H. T. Heineken, J. Khare, W. Maly, P. K. Nag, C. Ouyang, W. A. Pleskacz</i>	321
20.2	CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries <i>Mohan Guruswamy, Robert L. Maziasz, Daniel Dulitz, Srilata Raman, Venkat Chiluvuri, Andrea Fernandez, Larry G. Jones</i>	327
20.3	Developing a Concurrent Methodology for Standard-Cell Library Generation <i>Donald G. Baltus, Thomas Varga, Robert C. Armstrong, John Duh, T. G. Matheson</i>	333
20.4	A Fast and Accurate Technique to Optimize Characterization Tables for Logic Synthesis <i>John F. Croix, D. F. Wong</i>	337

Session 21

Modeling and Transformations in Synthesis

Chair: David Ku

Organizers: Kazutoshi Wakabayashi, Raul Camposano

21.1	Limited Exception Modeling and Its Use in Presynthesis Optimization <i>Jian Li, Rajesh K. Gupta</i>	341
21.2	Potential-Driven Statistical Ordering of Transformations <i>Inki Hong, Darko Kirovski, Miodrag Potkonjak</i>	347
21.3	Synthesis of Application Specific Programmable Processors <i>Kyosun Kim, Ramesh Karri, Miodrag Potkonjak</i>	353
21.4	Symbolic Evaluation of Performance Models for Tradeoff Visualization <i>Jeffrey Walrath, Ranga Vemuri</i>	359

Session 22

Statistical Power Estimation Techniques

Chair: Luca Benini

Organizers: Massoud Pedram, Andrew T. Yang

22.1	Power Macromodeling for High Level Power Estimation <i>Subodh Gupta, Farid N. Najm</i>	365
22.2	Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Circuits <i>Chih-Shun Ding, Qing Wu, Cheng-Ta Hsieh, Massoud Pedram</i>	371
22.3	Statistical Estimation of Average Power Dissipation in Sequential Circuits <i>Li-Pen Yuan, Chin-Chi Teng, Sung-Mo Kang</i>	377
22.4	Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits <i>Angela Krstić, Kwang-Ting (Tim) Cheng</i>	383

Session 23

Co-Simulation

Chair: Kunle Olukotun

Organizers: Rajesh K. Gupta, Kunle Olukoton

23.2	Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis <i>Claudio Passerone, Luciano Lavagno, Massimiliano Chiodo, Alberto Sangiovanni-Vincentelli</i>	389
23.3	Dynamic Communication Models in Embedded System Co-Simulation <i>Ken Hines, Gaetano Borriello</i>	395

Session 24

Panel: Challenges in Worldwide IP Reuse with Embedded Tutorial: Applying VSIA Standards to System on Chip Design

Chair: Rita Glover

Organizers: Takahide Inoue, Rita Glover, John Teets

Panel Members: *Doug Fairbairn, Larry Cooke, Steve Schulz, Takahide Inoue, Raj Raghavan, Jean-Louis Bories, Wally Rhines*401

Session 25

Emerging Technologies and Architectures for Low Power

Chair: Vivek Tiwari

Organizers: Anatha Chandrakasan, Robert C. Frye

- 25.1 **Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks**
Pankaj Pant, Vivek De, Abhijit Chatterjee403
- 25.2 **Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology**
James Kao, Anantha Chandrakasan, Dimitri Antoniadis409
- 25.3 **Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT**
Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha Chandrakasan415
- 25.4 **A Power Estimation Framework for Designing Low Power Portable Video Applications**
Chi-Ying Tsui, Kai-Keung Chan, Qing Wu, Chih-Shun Ding, Massoud Pedram421
- 25.5 **An Investigation of Power Delay Trade-Offs on PowerPC Circuits**
Qi Wang, Sarma B. K. Vrudhula, Shantanu Ganguly425

Session 26

High Level Synthesis for Low Power

Chair: Kazutoshi Wakabayashi

Organizers: Raul Camposano, Kazutoshi Wakabayashi

- 26.1 **Power Management Techniques for Control-Flow Intensive Designs**
Anand Raghunathan, Sujit Dey, Niraj K. Jha, Kazutoshi Wakabayashi429
- 26.2 **Low Energy Memory and Register Allocation Using Network Flow**
Catherine H. Gebotys435
- 26.3 **Power-Conscious High Level Synthesis Using Loop Folding**
Daehong Kim, Kiyoungh Choi441

Session 27

Module Generation

Chair: Dwight D. Hill

Organizers: Antun Domic, Patrick Groeneveld

- 27.1 **Embedded Tutorial: The Future of Custom Cell Generation in Physical Synthesis**
Martin Lefebvre, David Marple, Carl Sechen446
- 27.2 **CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells**
Avaneendra Gupta, John P. Hayes452
- 27.3 **An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design**
Jaewon Kim, S. M. Kang456
- 27.4 **Technology Retargeting for IC Layout**
John Lakos460

Session 28 BIST and DFT

Chair: Yervant Zorian

Organizers: Janusz Rajski, Yervant Zorian

- 28.1 **A Test Synthesis Approach to Reducing BALLAST DFT Overhead**
Douglas Chang, Mike Tien-Chien Lee, Malgorzata Marek-Sadowska, Takashi Aikyo, Kwang-Ting Cheng.....466
- 28.2 **STARBIST: Scan Autocorrelated Random Pattern Generation**
K. H. Tsai, S. Hellebrand, J. Rajski, M. Marek-Sadowska472
- 28.3 **A Hybrid Algorithm for Test Point Selection for Scan-Based BIST**
Huan-Chih Tsai, Kwang-Ting Cheng, Chih-Jen Lin, Sudipta Bhawmik.....478

Session 29

Panel: Hardware/Software Co-Verification

Chair: Gary Smith

Organizers: Michel Courtoy, Marion Kenefick

Panel Members: *Brian Bailey, Kurt Keutzer, Amr Mohsen, Richard Moseley, Jim Rowson, Geoff Bunza, Willis Hendley*.....484

Session 30

DSP & Telecommunication System Design

Chair: Rajeev Jain

Organizers: Phil Duncan, Teresa Meng

- 30.1 **Design and Synthesis of Array Structured Telecommunication Processing Applications**
Wolfgang Meyer, Andrew Seawright, Fumiya Tada486
- 30.2 **RASSP Virtual Prototyping of DSP Systems**
C. Hein, J. Pridgen, W. Kline.....492
- 30.3 **A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders**
Claus Schneider.....498

Session 31

- 31.1 **Embedded Tutorial: High-Level Power Modeling, Estimation, and Optimization**

Chair: Massoud Pedram

Organizers: Giovanni De Micheli, Massoud Pedram

Presenters: *Enrico Macii, Massoud Pedram, Fabio Somenzi*.....504

Session 32

Advances in Partitioning

Chair: Martin D. F. Wong

Organizers: Antun Domic, Patrick Groeneveld

- 32.1 **A Network Flow Approach for Hierarchical Tree Partitioning**
Ming-Ter Kuo, Chung-Kuan Cheng512
- 32.2 **Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy**
Wen-Jong Fang, Allen C.-H. Wu518
- 32.3 **A Hierarchy-Driven FPGA Partitioning Method**
Helena Krupnova, Ali Abbara, Gabrièle Saucier522
- 32.4 **Multilevel Hypergraph Partitioning: Application in VLSI Domain**
George Karypis, Rajat Aggarwal, Vipin Kumar, Shashi Shekhar.....526
- 32.5 **Multilevel Circuit Partitioning**
Charles J. Alpert, Jen-Hsin Huang, Andrew B. Kahng.....530

Session 33

Processor Test Techniques

Chair: Janusz Rajski

Organizers: Yervant Zorian, Janusz Rajski

- 33.1 **Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs**
Indradeep Ghosh, Anand Raghunathan, Niraj K. Jha.....534
- 33.2 **Frequency-Domain Compatibility in Digital Filter BIST**
Laurence Goodby, Alex Orailoglu.....540
- 33.3 **A Scheme for Integrated Controller-Datapath Fault Testing**
M. Nourani, J. Carletta, C. Papachristou.....546

Session 34

Panel: The Next Generation HDL

Chair: Steven E. Schulz

Organizers: Richard Goering, Nanette Collins

Panel Members: *Gerard Berry, Kurt Keutzer, Maq Mannan, James A. Rowson,*

Alberto Sangiovanni-Vincentelli, Larry Saunders.....552

Session 35

Design Processes and Frameworks

Chair: Teresa Meng

Organizers: Teresa Meng, Jan M. Rabaey

- 35.1 **Executable Workflows: A Paradigm for Collaborative Design on the Internet**
Hemang Lavana, Amit Khetawat, Franc Brglez, Krzysztof Kozminski.....553
- 35.2 **Electronic Component Information Exchange (ECIX)**
Donald R. Cottrell.....559
- 35.3 **Modeling Design Tasks and Tools - The Link Between Product and Flow Model**
Bernd Schürmann, Joachim Altmeyer.....564

Session 36

Probabilistic Models of Input Data for Efficient Power Estimation

Chair: Farid N. Najm

Organizers: Fabio Somenzi, Andrew T. Yang

- 36.1 **Hierarchical Sequence Compaction for Power Estimation**
Radu Marculescu, Diana Marculescu, Massoud Pedram.....570
- 36.2 **Profile-Driven Program Synthesis for Evaluation of System Power Dissipation**
Cheng-Ta Hsieh, Massoud Pedram, Gaurav Mehta, Fred Rastgar.....576
- 36.3 **Analytical Estimation of Transition Activity from Word-Level Signal Statistics**
Sumant Ramprasad, Naresh R. Shanbhag, Ibrahim N. Hajj.....582

Session 37

Hot Topics in Routing

Chair: Carl Sechen

Organizers: Patrick Groeneveld, Antun Domic

- 37.1 **Wire Segmenting for Improved Buffer Insertion**
Charles Alpert, Anirudh Devgan.....588
- 37.2 **More Practical Bounded-Skew Clock Routing**
Andrew B. Kahng, C.-W. Albert Tsao.....594
- 37.3 **An Efficient Approach to Multi-Layer Layer Assignment with Application to Via Minimization**
Chin-Chih Chang, Jason Cong.....600

37.4	Optimal Wire-Sizing Function with Fringing Capacitance Consideration <i>Chung-Ping Chen, D. F. Wong</i>	604
------	---	-----

Session 38

Test Generation and Fault Simulation

Chair: Vishwani Agrawal

Organizers: Yervant Zorian, Janusz Rajski

38.1	Fault Simulation Under the Multiple Observation Time Approach Using Backward Implications <i>Irith Pomeranz, Sudhakar M. Reddy</i>	608
38.2	ATPG for Heat Dissipation Minimization during Scan Testing <i>Seongmoon Wang, Sandeep K. Gupta</i>	614
38.3	Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits <i>Oriol Roig, Jordi Cortadella, Marco A. Peña, Enric Pastor</i>	620

Session 39

Panel: The Road Ahead in CPLD & FPGA Design Methodology

Chair: Rhondalee Rohleder

Organizer: John Birkner

Panel Members: *Don Faria, Steve Golson, Robert K. Beachler, Bruce Kleinman,*

Mike Dini, Bob Donaldson, Dave Kohlmeier.....

626

Session 40

Deep Submicron Modeling and Analysis

Chair: Robert C. Frye

Organizers: Vivek Tiwari, Anantha Chandrakasan

40.1	Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology <i>Jason Cong, Lei He, Andrew B. Kahng, David Noice, Nagesh Shirali, Steve H.-C. Yen</i>	627
40.2	Accurate and Efficient Macromodel of Submicron Digital Standard Cells <i>Cristiano Forzan, Bruno Franzini, Carlo Guardiani</i>	633
40.3	Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design <i>Howard H. Chen, David D. Ling</i>	638

Session 41

Technology-Dependent Optimization for Performance and Power

Chair: Gabriele Saucier

Organizers: Jason Cong, Gabriele Saucier

41.1	FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits <i>Jason Cong, Chang Wu</i>	644
41.2	Technology-Dependent Transformations for Low-Power Synthesis <i>Rajendran Panda, Farid N. Najm</i>	650
41.3	Low Power FPGA Design - A Re-engineering Approach <i>Chau-Shen Chen, TingTing Hwang, C.L. Liu</i>	656
41.4	Post-Layout Logic Restructuring for Performance Optimization <i>Yi-Min Jiang, Angela Krstic, Kwang-Ting Cheng, Malgorzata Marek-Sadowska</i>	662
41.5	Layout Driven Re-Synthesis for Low Power Consumption LSIs <i>Masako Murofushi, Takashi Ishioka, Masami Murakata, Takashi Mitsuhashi</i>	666

Session 42

CAD Issues for Micro-Electro-Mechanical Systems

Chair: Randolph E. Harr

Organizers: Randolph E. Harr, Jacob White

42.1	Embedded Tutorial: Overview of Microelectromechanical Systems and Design Processes <i>William C. Tang</i>	670
42.2	CAD and Foundries for Microsystems <i>J. M. Karam, B. Courtois, H. Boutamine, P. Drake, A. Poppe, V. Szekely, M. Rencz, K. Hofmann, M. Glesner</i>	674
42.3	Structured Design of Microelectromechanical Systems <i>Tamal Mukherjee, Gary K. Fedder</i>	680
42.4	Algorithms for Coupled Domain MEMS Simulation <i>N. Aluru, J. White</i>	686

Session 43

Hardware/Software Partitioning

Chair: Rolf Ernst

Organizers: Luciano Lavagno, Rajesh K. Gupta

43.1	A Hardware/Software Partitioner Using a Dynamically Determined Granularity <i>Jörg Henkel, Rolf Ernst</i>	691
43.2	System-Level Synthesis of Low-Power Hard Real-Time Systems <i>Darko Kirovski, Miodrag Potkonjak</i>	697
43.3	COSYN: Hardware-Software Co-Synthesis of Embedded Systems <i>Bharat P. Dave, Ganesh Lakshminarayana, Niraj K. Jha</i>	703
43.4	Data-Flow Assisted Behavioral Partitioning for Embedded Systems <i>Samir Agrawal, Rajesh K. Gupta</i>	709
43.5	Hardware/Software Partitioning and Pipelining <i>Smita Bakshi, Daniel D. Gajski</i>	713

Session 44

44.1	Embedded Tutorial: Chip Parasitic Extraction and Signal Integrity Verification <i>Wayne W.-M. Dai</i>	717
------	---	-----

Panel: Noise and Signal Integrity in Deep Submicron Design

Chair: William E. Guthrie

Organizer: Massoud Pedram

Panel Members: *Rakesh Chadha, Jason Cong, Charlie Xiaoli Huang, Anirudh Devgan,*

Tom Mozdzen, Andrew Yang.....

		720
--	--	-----

Session 45

Designing High Performance and Low Power Microprocessors Using Full Custom Techniques

Chair: Anantha Chandrakasan

Organizer: Anantha Chandrakasan

45.1	Designing High Performance CMOS Microprocessors Using Full Custom Techniques <i>William J. Grundmann, Dan Dobberpuhl, Randy L. Allmon, Nicholas L. Rethman</i>	722
------	--	-----

Session 46

Formal Verification Techniques

Chair: Gary Hachtel

Organizers: Andreas Kuehlmann, Fabio Somenzi

- 46.1 **Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits**
Gianpiero Cabodi, Paolo Camurati, Luciano Lavagno, Stefano Quer728
- 46.2 **An Efficient Assertion Checker for Combinational Properties**
Gagan Hasteer, Anmol Mathur, Prithviraj Banerjee.....734
- 46.3 **Toward Formalizing a Validation Methodology Using Simulation Coverage**
Aarti Gupta, Sharad Malik, Pranav Ashar740

Session 47

Placement Techniques

Chair: Malgorzata Marek-Sadowska

Organizers: Patrick Groeneveld, Antun Domic

- 47.1 **Algorithms for Large-Scale Flat Placement**
Jens Vygen746
- 47.2 **Quadratic Placement Revisited**
C. J. Alpert, T. Chan, D. J.-H. Huang, I. Markov, K. Yan752
- 47.3 **Unification of Budgeting and Placement**
Majid Sarrafzadeh, David Knol, Gustavo Tellez.....758
- 47.4 **Cluster Refinement for Block Placement**
Jin Xu, Pei-Ning Guo, Chung-Kuan Cheng762

Session 48

Panel: The EDA Startup Experience: Financing the Venture

Chair: A. K. Kalekos

Organizer: Mike Murray

Panel Members: *Marty Walker, Penny Herscher, Lucio Lanza, Peter Odrina,*

John Cooper, Gerrald Langelier.....766

Session 49

Heterogeneous System Analysis

Chairs: Randolph E. Harr, Richard Smith

Organizers: David Blaauw, Jan M. Rabaey

- 49.1 **Computer-Aided Design of Free-Space Opto-Electronic Systems**
S. P. Levitan, P. J. Marchand, T. P. Kurzweg, M. A. Rempel, D. M. Chiarulli, C. Fan, F. B. McCormick.....768
- 49.2 **Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach**
Matthias Bauer, Wolfgang Ecker.....774
- 49.3 **An Embedded System Case Study: The FirmWare Development Environment for a Multimedia Audio Processor**
Clifford Liem, Marco Cornero, Miguel Santana, Pierre Paulin, Ahmed Jerraya, Jean-Marc Gentit, Jean Lopez, Xavier Figari, Laurent Bergher.....780